Inferensys

Glossary

Complex-Gain LUT

A predistortion table architecture that stores a single complex-valued coefficient per entry to simultaneously correct both amplitude and phase distortion in power amplifiers.
Architect reviewing LLM integration architecture on laptop, system diagrams visible, modern technical office setup.
PREDISTORTION ARCHITECTURE

What is Complex-Gain LUT?

A Complex-Gain LUT is a predistortion table architecture that stores a single complex-valued coefficient per entry to simultaneously correct both amplitude and phase distortion in a power amplifier.

A Complex-Gain LUT is a memory-based predistortion structure where each table entry holds a single complex number representing both magnitude expansion and phase rotation. Unlike separate AM-AM and AM-PM correction tables, the complex-gain approach applies a unified I + jQ multiplication to the input signal, simultaneously compensating for gain compression and phase distortion in one operation. This architecture is the most common implementation in modern digital predistortion systems due to its computational efficiency.

During operation, the instantaneous input signal envelope indexes the table, and the retrieved complex coefficient is multiplied with the original signal sample. Adaptation algorithms such as LMS or RLS update these complex entries by correlating the error between the desired and actual amplifier output. The complex-gain structure inherently handles the interaction between amplitude and phase nonlinearities, making it particularly effective for Doherty amplifiers and GaN-based PAs where AM-PM conversion is significant.

ARCHITECTURAL FEATURES

Key Characteristics of Complex-Gain LUTs

A Complex-Gain LUT stores a single complex-valued coefficient per entry, simultaneously correcting both amplitude (AM-AM) and phase (AM-PM) distortion in a power amplifier with a unified memory structure.

01

Unified AM-AM and AM-PM Correction

Unlike dual-table architectures that separate gain and phase correction, a Complex-Gain LUT stores a single complex coefficient (I + jQ) per index. This inherently couples amplitude expansion with phase rotation, matching the physical behavior of power amplifiers where compression and phase shift occur simultaneously. The complex multiplication applies both corrections in one operation, reducing computational latency in the predistortion path.

02

Memory Addressing by Instantaneous Envelope

The LUT is indexed by the instantaneous input signal magnitude (|x(n)|) or squared magnitude (|x(n)|²). A quantizer maps the continuous envelope value to a discrete address. Key design parameters include:

  • LUT Granularity: Spacing between adjacent entries
  • Addressing Range: Normalized to the signal's peak-to-average ratio
  • Non-Uniform Spacing: Higher density in compression regions for improved accuracy
03

Complex Multiplication in the Predistortion Path

The predistorter applies correction via a single complex multiply: x_pd(n) = x(n) × LUT(|x(n)|). This operation:

  • Scales the magnitude to counteract gain compression
  • Rotates the phase to cancel AM-PM conversion
  • Preserves the original signal's spectral characteristics when properly converged Hardware implementations often use a single complex multiplier in the transmit datapath.
04

Adaptation via Complex Error Minimization

Coefficients are updated using the complex error signal between the desired output and the attenuated PA feedback. Common adaptation algorithms include:

  • Complex LMS: Updates each entry proportionally to the conjugate of the error
  • Complex RLS: Provides faster convergence at higher computational cost
  • Secant-based methods: For direct inverse estimation without explicit model extraction The adaptation rate must balance tracking speed against steady-state noise.
05

Interpolation for Quantization Error Reduction

To mitigate LUT quantization error, interpolation between adjacent entries is employed. Common techniques:

  • Linear interpolation: Simple, low-latency, sufficient for smooth nonlinearities
  • Cubic interpolation: Higher accuracy for rapidly varying gain curves
  • Farrow structure: Efficient hardware implementation of polynomial interpolation Interpolation allows smaller LUT sizes while maintaining ACLR performance.
06

Ping-Pong Buffer for Hitless Updates

In real-time systems, a Ping-Pong LUT architecture uses two identical memory banks. While one bank actively predistorts the transmit signal, the adaptation engine updates the other in the background. A synchronized switch occurs after convergence, ensuring zero glitching or transient spectral regrowth during coefficient updates. This is critical for live traffic in 5G NR base stations.

COMPLEX-GAIN LUT

Frequently Asked Questions

Clarifying the architecture and operation of complex-gain look-up tables for digital predistortion.

A Complex-Gain LUT is a digital predistortion memory architecture that stores a single complex-valued coefficient (magnitude and phase) per entry to simultaneously correct both amplitude and phase distortion in a power amplifier. Unlike separate AM-AM and AM-PM tables, it applies a unified complex multiplication to the input signal. The instantaneous envelope power indexes the table, and the retrieved complex gain pre-distorts the signal to create an inverse nonlinearity. This architecture is highly efficient for hardware implementation because it requires only one complex multiplier in the signal path, reducing computational complexity while maintaining full vector correction capability.

Prasad Kumkar

About the author

Prasad Kumkar

CEO & MD, Inference Systems

Prasad Kumkar is the CEO & MD of Inference Systems and writes about AI systems architecture, LLM infrastructure, model serving, evaluation, and production deployment. Over 5+ years, he has worked across computer vision models, L5 autonomous vehicle systems, and LLM research, with a focus on taking complex AI ideas into real-world engineering systems.

His work and writing cover AI systems, large language models, AI agents, multimodal systems, autonomous systems, inference optimization, RAG, evaluation, and production AI engineering.